I wish that further developments of MRAM by Globalfoundries helps accelerate cost reductions of standalone STT-MRAM for consumer applications : I believe that from 8Gbit MRAM chip or more, it could enable new innovative consumer products with always-on and/or low-power functionalities...
I don't know how MRAM relates to HBM or DDR in terms of latency, but wouldn't AMD be able to sync all the L3 from their distinct CCDs into MRAM stacked on top of their IOD, just like rumored?
The MRAM Everspin is selling right now comes with a standard DDR4-1333 CL9 interface, so latency is very fast for nonvolatile memory, but still slower than modern fast DDR.
Also there is no reason to sync L3 cache to MRAM, it would be easier to stack normal DRAM on top of the IOD, or maybe they could use eDRAM as an L4 cache like IBM has.
We’ve updated our terms. By continuing to use the site and/or by logging into your account, you agree to the Site’s updated Terms of Use and Privacy Policy.
Facebook
Twitter
RSS
4 Comments
Back to Article
Diogene7 - Friday, March 13, 2020 - link
I wish that further developments of MRAM by Globalfoundries helps accelerate cost reductions of standalone STT-MRAM for consumer applications : I believe that from 8Gbit MRAM chip or more, it could enable new innovative consumer products with always-on and/or low-power functionalities...Threska - Saturday, March 14, 2020 - link
Be nice if Anandtech did something in depth about this technology, otherwise it's living up to it's "niche" status.dersteffeneilers - Sunday, March 15, 2020 - link
I don't know how MRAM relates to HBM or DDR in terms of latency, but wouldn't AMD be able to sync all the L3 from their distinct CCDs into MRAM stacked on top of their IOD, just like rumored?AlexDaum - Monday, March 16, 2020 - link
The MRAM Everspin is selling right now comes with a standard DDR4-1333 CL9 interface, so latency is very fast for nonvolatile memory, but still slower than modern fast DDR.Also there is no reason to sync L3 cache to MRAM, it would be easier to stack normal DRAM on top of the IOD, or maybe they could use eDRAM as an L4 cache like IBM has.