For a moment, I was getting excited for 256 GB Modules, but it's "just" a kit. Good stuff though, but 32 GB is still the biggest Unbuffered DDR4 module.
Title is misleading a bit. I thought a second that we "just" got availability on 32GB sticks and someone made some lr-vista-x-quadbuffered monster that have 250GB per stick.
For a very important class of application, round-trip memory latency is absolutely critical, that performance is practically the inverse of latency. In this class, the cost of DRAM is practically irrelevant. DRAM vendors are reluctant to manufacture a custom low latency design. We can get some improvement by cherry picking part and a heat sink for low temp. But we can get more by disabling the upper half of each bank that furthest away from the sensors. The 8Gb DRAM chip has 17 row pins for 131072 rows, Can a DIMM vendor simply provide fake numbers in not using the last row pin (hard wire to zero). Disabling the upper half cuts the max distance by a factor of two?
We’ve updated our terms. By continuing to use the site and/or by logging into your account, you agree to the Site’s updated Terms of Use and Privacy Policy.
Facebook
Twitter
RSS
5 Comments
Back to Article
MenhirMike - Wednesday, May 6, 2020 - link
For a moment, I was getting excited for 256 GB Modules, but it's "just" a kit. Good stuff though, but 32 GB is still the biggest Unbuffered DDR4 module.deil - Thursday, May 7, 2020 - link
Title is misleading a bit. I thought a second that we "just" got availability on 32GB sticks and someone made some lr-vista-x-quadbuffered monster that have 250GB per stick.jchang6 - Wednesday, May 6, 2020 - link
For a very important class of application, round-trip memory latency is absolutely critical, that performance is practically the inverse of latency. In this class, the cost of DRAM is practically irrelevant. DRAM vendors are reluctant to manufacture a custom low latency design. We can get some improvement by cherry picking part and a heat sink for low temp. But we can get more by disabling the upper half of each bank that furthest away from the sensors. The 8Gb DRAM chip has 17 row pins for 131072 rows, Can a DIMM vendor simply provide fake numbers in not using the last row pin (hard wire to zero). Disabling the upper half cuts the max distance by a factor of two?DigitalFreak - Wednesday, May 6, 2020 - link
Anything is possible if you have enough money...RavenRampkin - Wednesday, May 13, 2020 - link
Curious what's inside of them... yet another round of IC lottery? With timings this loose at 3600, it probably is...